Design Compiler Power Simulation

Design Compiler Power Simulation

Although in a common DC flow, the power consumption is calculated and reported, it is not quite accurate since the switching probability is estimated to be some default number at the input, and the internal nets switching prob. is calculated based on the dependencies of path (See ICleaner DC No.2).

For better power consumption simulation, the SAIF file generated by the simulation procedure, which records the toggle rates based on simulation, is required during DC power reports. This md file provides some supplymentary information to the IClearner DC No.2 section, since some commands and the flow itself the blog introduced are obsolete now as the EDA tools updates.

This tutorial only covers the methods using SAIF file. The VCD file has large sizes and need further format transfer, which is not recommended.

RTL level power simulation

  • Note that the RTL forward SAIF method is not applicable in Synopsys 2016 (or later).
  • Note that if you are using SV file as DUT instead of Verilog file, use the "sv" parameter in command This is the code.
    RTL backward SAIF file is generated during VCS simulation (after the run of simv). Choose carefully of the time interval that you want to investigate.

A typical section of the testbench file is as follows:

Hello world!

Use the -lca parameter when calling vcs (this may not be required in later version of VCS). A typical Makefile looks like this.

Hello world~

The DC scripts could be modified according to the DC UG by adding the SAIF related commands.

Gate level power simulation

The VCS simulation testbench could be modified according to the UG.

Hello world!!

The DC UG didn‘t give a appropriate example for gate level power simulation in DC flow. A temporary solution reuse the DC synthesis flow. This makes easier environment setup. We leave out the analyze, elaborate and compile steps. Instead we use read_verilog to read the previously output verilog file of DC, and read the SAIF generated by the gate level simulation. Also, we deleted the unnecessary report commands and only apply SAIF and power related reports.

Further questions need to be answers like how to use the parasitics file, etc.

原文地址:https://www.cnblogs.com/alvinrolling/p/12520205.html

时间: 2024-10-06 07:58:55

Design Compiler Power Simulation的相关文章

Tcl与Design Compiler (十三)——Design Compliler中常用到的命令(示例)总结

本文如果有错,欢迎留言更正:此外,转载请标明出处 http://www.cnblogs.com/IClearner/  ,作者:IC_learner 本文将描述在Design Compliler中常用到的命令,这些命令按照流程的顺序进行嵌套讲解,主要是列举例子:大概的讲解布局如下所示: 大概有11个部分,下面我们逐个部分进行(简单的)介绍的举例. 1.tcl的命令和结构 tcl的命令和结构请参照第二节的内容: http://www.cnblogs.com/IClearner/p/6617207.

Tcl与Design Compiler (十一)——其他的时序约束选项(二)

本文如果有错,欢迎留言更正:此外,转载请标明出处 http://www.cnblogs.com/IClearner/  ,作者:IC_learner 前面介绍的设计都不算很复杂,都是使用时钟的默认行为作为电路的约束,都存在有路径给你约束,即信号的变化要在一个时钟周期内完成,并达到稳定值,以满足寄存器的建立和保持的要求.此外进行可测性设计(design for test)时,为了提高测试的覆盖率,我们经常使用多路(multiplex,简称mux)传输电路的控制时钟,使电路的时钟信号可以由输入端直接

Design Compiler 综合

综合(synthesis) = 转换(translation) + 优化(logic optimization) + 映射(gate mapping): 转换阶段将HDL语言描述的电路用门级逻辑实现.对于DC使用gtech.db库中的门级单元来实现HDL语言描述的电路,得到初始的未优化的电路.优化与映射时综合工具对初始电路进行分析,去掉冗余单元.并根据约束条件(环境约束和设计约束)对路径进行优化,将优化后的电路映射到由制造商提供的工艺库上. 综合的特点 1. 综合是限制条件驱动的,限制条件就是综

Tcl与Design Compiler (八)——DC的逻辑综合与优化

本文属于原创手打(有参考文献),如果有错,欢迎留言更正:此外,转载请标明出处 http://www.cnblogs.com/IClearner/  ,作者:IC_learner 对进行时序路径.工作环境.设计规则等进行约束完成之后,DC就可以进行综合.优化时序了,DC的优化步骤将在下面进行讲解.然而,当普通模式下不能进行优化的,就需要我们进行编写脚本来改进DC的优化来达到时序要求.理论部分以逻辑综合为主,不涉及物理库信息.在实战部分,我们将在DC的拓扑模式下进行.(本文主要参考虞希清的<专用集成

Tcl与Design Compiler (三)——DC综合的流程

本文属于原创手打(有参考文献),如果有错,欢迎留言更正:此外,转载请标明出处 http://www.cnblogs.com/IClearner/  ,作者:IC_learner 1.基本流程概述 首先给三个图,一个图是高层次设计的流程图: 下面是我对这张图的理解: ① 设计之前,准备好库.HDL代码的思想.约束生成:然后根据设计思想用 RTL 源码详细地.完整地为设计建立模型.定义设计中寄存器结构和数目.定义设计中的组合电路功能.定义设计中寄存器时钟等等的设计规格和实现. ② 完成 RTL 源码

Tcl与Design Compiler (九)——综合后的形式验证

本文属于原创手打(有参考文献),如果有错,欢迎留言更正:此外,转载请标明出处 http://www.cnblogs.com/IClearner/  ,作者:IC_learner 这里来讲一下formality的使用,貌似跟tcl和DC没有很强的联系:然而说没有联系,也是不正确的.在综合完成之后,可以进行形式验证.此外这里不是专门讲解formality的使用的,因此只会简单地实践一下它的用法. formality是Synopsys公司的形式验证工具,上一节我们得到了综合后的设计,这里我们就要验证综

Tcl与Design Compiler (十)——其他的时序约束选项(一)

本文属于原创手打(有参考文献),如果有错,欢迎留言更正:此外,转载请标明出处 http://www.cnblogs.com/IClearner/  ,作者:IC_learner 之前讲了基本的时序路径约束,现在我们来看一下其他的约束,然后通过实战来讲解一些其他的约束.实战中也没有前面的"理论"中的约束类型,但是可以通过实战来了解其他的约束.本文的具体内容是: ·多时钟同步约束 ·门控时钟的约束 (实战:) ·正负边沿触发器的约束 ·输入输出延时的非默认约束 ·输入输出有多个路径驱动(类

PTPX Power Analysis Flow

PrimeTime PX工具是PrimeTime工具内的一个feature. PTPX的功耗分析,可以报告出chip,block,cell的各个level的功耗. 使用PTPX可以分析的功耗的方式: 1)Average power analysis,支持activity的propagation方式,主要用在项目早期做评估. 可以是defaults,user_defined,derived from HDL simulation的switching文件. 2)Time-based power an

APL: ANSYS Power Library

1. creating accurate switching current waveforms (profiles) 2.output-state dependent decoupling capacitance (intrinsic decapacitance) 3. equivalent power circuit resistance (ESR effective series resistance) 4.switching delay 5.leakage current Design