RTL Compiler之synthesis flow

1  generic RTL Compiler work flow

   

2  invoking RTL compiler

   RTL Compiler is invoked from the operating system prompt through the rc command.

rc [-32 | -64 | -32only | -64only | -3264 | -6432]
  [-quiet3264] [-debug3264] [-plat  platform ] [-v3264]
  [-help3264][-bg] [-dft] [-E] [-del_scale 10]
  [-execute  command ] [-files  file ] [-post  command ]
  [-db  file ] [-db_script  file ]
  [-display  string ] [-gui | -nogui] [-no_custom]
  [-cmdfile  file ] [-logfile  log_file ] [-overwrite]
  [-lsf_cpus  integer ] [-lsf_queue  string ]
  [-N  integer ] [-version]
  [-queue] [-wait  integer ] [-ctos] [-rcl] [-rcp] [-vdi] [-vdi_xl]
  [-use_license { C_to_Silicon_Compiler_L
    | RTL_Compiler_L | RTL_Compiler_Physical
    | RTL_Compiler_Ultra | RTL_Compiler_Verification
    | Virtuoso_Digital_Implem | Virtuoso_Digital_Implmen_XL}] ...

3  Example

  type "rc -ve" under linux Terminal

  ouput :  Program Name: Encounter(R) RTL Compiler, Version: RC14.22 - v14.20-s016_1 (64-bit)

-gui     Starts RTL Compiler with the Graphical User Interface (GUI) visible.

-version/-ve   Returns the version number without launching the executable.
时间: 2024-08-06 11:58:28

RTL Compiler之synthesis flow的相关文章

RTL Compiler之synthesis steps

1 synthesis steps 1) Search Paths rc:/> set_attribute lib_search_path path  rc:/> set_attribute script_search_path path   rc:/> set_attribute hdl_search_path path  2) Target Technology Library rc:/> set_attribute library  lib_name.lib  - Targe

Design Compiler Power Simulation

Design Compiler Power Simulation Although in a common DC flow, the power consumption is calculated and reported, it is not quite accurate since the switching probability is estimated to be some default number at the input, and the internal nets switc

Tcl之Read files for synthesis

The following file is to read all design files into syntehsis tool automatically, like Cadence RTL Compiler. 1 set srcbasic ${HDLPATH}/01_VHDLBasiclib 2 set srcasictop ${HDLPATH}/02_ASIC/01_Top 3 set srcrfid ${HDLPATH}/02_ASIC/02_RFID 4 set srcmsp ${

精品软件7

QQ:365543212 ~~~~~~~~~~~~~~~~~~~ -+电力电气.电子电路+- Atrenta产品: Atrenta GenSys. v5.1.1.1.Linux64 1CD Atrenta.SpyGlass.v5.4.1.SP1.Linux64 1CD Atrenta SpyGlass. v5.1.1.1.Linux64 1DVD Atrenta SpyGlass v4.40 Linux 1CD Atrenta SpyGlass v4.5.1 LinuxAMD64 1CD Inn

Mentor.Graphics.Questa.VIP.v10.6.Windows.&.Linux 2CD

ANSOFT产品: Ansys Electromagnetics Suite v16.0 Win64 1DVD + 3CD inclueded: - Ansys Electronics Desktop 2015.0.0 (HFSS, HFSS 3D Layout, HFSS-IE, 2D Extractor, Q3D Extractor) - Ansys Electromagnetics 16.0 Modeler Files for CATIAV5 - Ansys Electromagnetic

FPGA基础知识10(锁存器、触发器、寄存器和缓冲器的区别)

需求说明:IC设计基础 内容       :锁存器.触发器.寄存器和缓冲器的区别 来自       :时间的诗 原文:http://www.cnblogs.com/wwping/articles/2261312.html 一.锁存器 锁存器(latch)---对脉冲电平敏感,在时钟脉冲的电平作用下改变状态 锁存器是电平触发的存储单元,数据存储的动作取决于输入时钟(或者使能)信号的电平值,仅当锁存器处于使能状态时,输出才会随着数据输入发生变化. 锁存器不同于触发器,它不在锁存数据时,输出端的信号随

Cadence.Specctra.Router.v10.2 1CD(功能强大的PCB无网格自动布线器)

Valor Genesis2000 v8.0a WinNT4_2K 1CD Valor GeneSIS 2000 中文教程 Valor Enterprise 3000 v7.2.4 1CD(是为 OEMs 和 PCB 设计者开发的DFM软件.其实际上是一个虚拟的生产系统, 可以让OEM厂商模拟整个生产过程:从设计到生产的整个流程.可以优化设计, 减少修改次数,让你从快速的市场反应中获益,并且提高产品质量) Valor EnterPrise 3000 v7.2.4 Docs Addon 1CD C

TetraMAX Overlay with Synthesis(tx) vK-2015.06 Linux64 1CD

Blue.Marble.Global.Mapper.v16.2.2.061915.Win32_64 2CD  Engineering Unit Conversion Calculator - Uconeer v3.4 1CD  ITEM.Toolkit.v8.3.3 1CD  Cadence Innovus v15.10.000 Linux 1DVD  CadWorks v3.0.68 1CD  Delcam PowerMILL2Vericut 2015 R2 Win32_64 1CD  Del

Tcl与Design Compiler (八)——DC的逻辑综合与优化

本文属于原创手打(有参考文献),如果有错,欢迎留言更正:此外,转载请标明出处 http://www.cnblogs.com/IClearner/  ,作者:IC_learner 对进行时序路径.工作环境.设计规则等进行约束完成之后,DC就可以进行综合.优化时序了,DC的优化步骤将在下面进行讲解.然而,当普通模式下不能进行优化的,就需要我们进行编写脚本来改进DC的优化来达到时序要求.理论部分以逻辑综合为主,不涉及物理库信息.在实战部分,我们将在DC的拓扑模式下进行.(本文主要参考虞希清的<专用集成