Operation condition And timing analysis

Operation condition 主要指芯片运行的环境的不同,在这里加上Interconnect net 模型.

Operating condition Description

Process derating factor


This value is related to the scaling of device parameters resulting from variations in the fabrication process. A process number less than the nominal value usually results in smaller delays.


Ambient temperature


The chip temperature affects device delays. The temperature of the chip depends on several factors, including ambient air temperature, power consumption, package type, and cooling method.


Supply voltage


A higher supply voltage usually results in smaller delays.


Interconnect model type


This value defines an RC tree topology that PrimeTime uses to estimate net capacitance and resistance during prelayout analysis.

当Operation condition设置好只好,PT/DC/ICC/Encounter等可以根据R/C去计算pin-pin之间的延迟.

如何check Setup或者hold就是analysis mode 的问题了.

主要包括以下三种:(源自User manual)

  • Single operating condition mode – Uses a single set of delay parameters for the entire design, based on one set of process, temperature, and voltage conditions.
  • On-chip variation (OCV) mode – Performs a conservative analysis that allows both minimum and maximum delays to apply to different paths at the same time. For a setup check, it uses maximum delays for the launch clock path and data path, and minimum delays for the capture clock path. For a hold check, it uses minimum delays for the launch clock path and data path, and maximum delays for the capture clock path.
  • Advanced on-chip variation (AOCV) mode – Determines derating factors based on metrics of path logic depth and the physical distance traversed by a particular path.

可以看到在OCV中,capture clock path使用best case, data path 使用worst case(对于Setup检查). 当某一段path既是clock path又是data path的时候.这段path具有双重的属性.这样更加的pessimistic.  For a more accurate analysis, this pessimism can be corrected. For more
information, see Clock Reconvergence Pessimism Removal.

Operation condition And timing analysis,布布扣,bubuko.com

时间: 2024-12-09 16:23:51

Operation condition And timing analysis的相关文章

静态时序分析(static timing analysis)

静态时序分析(static timing analysis,STA)会检测所有可能的路径来查找设计中是否存在时序违规(timing violation).但STA只会去分析合适的时序,而不去管逻辑操作的正确性. 其实每一个设计的目的都相同,使用Design Compiler和IC Compile来得到最快的速度,最小的面积和最少的耗能.根据设计者提供的约束,这些工具会在面积,速度和耗能上做出权衡. 更深层的来看,STA一直都寻找一个问题的答案 : 在所有条件下,当时钟沿到达时,数据会正确地在每个

时序分析Timing Analysis

以下内容来自Quartus II Handbook Version 13.1 Volume 3: Verification /Section II. Timing Analysis 6. Timing Analysis Overview Comprehensive static timing analysis involves analysis of register-to-register, I/O, and asynchronous reset paths. 综合的静态时序分析对象包括:寄存

静态时序分析(static timing analysis) --- 时序路径

时序分析工具会找到且分析设计中的所有路径.每一个路径有一个起点(startpoint)和一个终点(endpoint).起点是设计中数据被时钟沿载入的那个时间点,而终点则是数据通过了组合逻辑被另一个时间沿载入的时间点. 路径中的起点是一个时序元件的时钟pin或者设计的input port.input port可以作为起点是因为数据可以由外部源(external source)进入设计. 终点则是时序元件的数据输入pin或者设计的output port.同理output port可以作为终点是因为数

PTPX Power Analysis Flow

PrimeTime PX工具是PrimeTime工具内的一个feature. PTPX的功耗分析,可以报告出chip,block,cell的各个level的功耗. 使用PTPX可以分析的功耗的方式: 1)Average power analysis,支持activity的propagation方式,主要用在项目早期做评估. 可以是defaults,user_defined,derived from HDL simulation的switching文件. 2)Time-based power an

Draft-JSS模板

IEEEtran.cls 1 %% 2 %% IEEEtran.cls 2007/03/05 version V1.7a 3 %% 4 %% 5 %% This is the official IEEE LaTeX class for authors of the Institute of 6 %% Electrical and Electronics Engineers (IEEE) Transactions journals and 7 %% conferences. 8 %% 9 %% S

ARM JTAG 信号 RTCK 应该如何处理?

用户在调试内嵌可综合内核的 CPU 如 ARM7TDMI-S 时,需要通过打开仿真器的自适应时钟功能. 此时,ARM仿真器根据 RTCK 时钟信号的频率,产生可用于 CPU 内核当前时钟主频的最快的 TCK 时钟. 即 ARM 内核的时钟主频变化,引起 RTCK 变化, 仿真器根据 RTCK 的变化,产生合适的最快的 TCK 时钟. 如果没有有效的 RTCK 信号,用户不能使用自适应时钟功能.这种情况下,用户可以设置 TCK 为比较低的频率. 当用户确认 CPU 运行在比较高的频率的情况下,可以

PatentTips - Method for booting a host device from an MMC/SD device

FIELD OF THE INVENTION The present invention relates to a memory device and especially to the interfaces of memory?cards. More specifically the present invention relates to Multi Media?Cards?(MMC) or Secure Digital (SD-)?cards. There is a trend that

Freescale OSBDM JM60仿真器

OSBDM-JM60 - 9S08JM60 Based OSBDM - It includes interfaces and firmware applied to all the targets supported by the previous open source BDMs. It includes new features and JTAG operations. It provides interface to 9S08, 9RS08, Coldfire V1, V2, V3 and

PatentTips - OpenCL compilation

BACKGROUND The present disclosure relates generally to integrated circuits, such as field programmable gate arrays (FPGAs). More particularly, the present disclosure relates to compilation of programmable logic on in an integrated circuit (e.g., an F