VHDL :
signal wv_data_flash : std_logic_vector(63 downto 0) ;
attribute mark_debug: string
attribute mark_debug of wv_data_flash : signal is "true";
VERILOG
(* mark_debug = "true"* ) reg fval_out_tmp ;
时间: 2024-10-10 14:40:08